



## U74LVC1G80

Preliminary

CMOS IC

### SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

#### DESCRIPTION

The **U74LVC1G80** is a single positive-edge-triggered D-type flip-flop is designed for 1.65V to 5.5V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the  $\overline{Q}$  output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

This device is fully specified for partial-power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


#### FEATURES

- \* Operate from 1.65V to 5.5V
- \* Inputs accept voltages to 5.5V
- \*  $I_{OFF}$  supports partial-power-down mode
- \* Low power dissipation:  $I_{CC}=10\mu A$  (Max.)
- \*  $\pm 24mA$  output drive ( $V_{CC}=3.3V$ )


#### ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1G80L-AE5-R	U74LVC1G80G-AE5-R	SOT-23-5	Tape Reel
U74LVC1G80L-AF5-R	U74LVC1G80G-AF5-R	SOT-25	Tape Reel
U74LVC1G80L-AL5-R	U74LVC1G80G-AL5-R	SOT-353	Tape Reel


<p>U74LVC1G80G-AE5-R</p> <ul style="list-style-type: none"> <li>(1) Packing Type</li> <li>(2) Package Type</li> <li>(3) Green Package</li> </ul>	<ul style="list-style-type: none"> <li>(1) R: Tape Reel</li> <li>(2) AE5: SOT-23-5, AF5: SOT-25, AL5: SOT-353</li> <li>(3) G: Halogen Free and Lead Free, L: Lead Free</li> </ul>
--	---



■ MARKING



■ PIN CONFIGURATION



■ PIN DESCRIPTION


PIN NO.	PIN NAME	I/O	DESCRIPTION
1	D	I	Data Input
2	CLK	I	Clocking Input
3	GND		Ground Pin
4	$\bar{Q}$	O	Flip-Flop Output
5	V <sub>CC</sub>		Power Pin

■ FUNCTION TABLE (EACH GATE)

INPUT		OUTPUT
CLK	D	$\bar{Q}$
↑	H	L
↑	L	H
L	X	Q <sub>0</sub>

Note: H: HIGH voltage level; L: LOW voltage level; X: Don't care; ↑: Low to High CLK transition  
Q<sub>0</sub>: indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CLK transition

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	-0.5 ~ +6.5	V
Input Voltage	V <sub>IN</sub>	-0.5 ~ +6.5	V
Output Voltage	Output in the high or low state	-0.5 ~ V <sub>CC</sub> +0.5	V
	Output in the high-impedance or power-off state	-0.5 ~ +6.5	V
V <sub>CC</sub> or GND Current	I <sub>CC</sub>	±100	mA
Continuous Output Current	I <sub>OUT</sub>	±50	mA
Continuous Current Through V <sub>CC</sub> or GND)		±100	mA
Input Clamp Current (V <sub>IN</sub> <0)	I <sub>IK</sub>	-50	mA
Output Clamp Current (V <sub>OUT</sub> <0 )	I <sub>OK</sub>	-50	mA
Storage Temperature Range	T <sub>STG</sub>	-65 ~ +150	°C
Operating Temperature	T <sub>A</sub>	-40 ~ +125	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	Operating	1.65		5.5	V
		Data retention only	1.5			V
Input Voltage	V <sub>IN</sub>		0		5.5	V
Output Voltage	V <sub>OUT</sub>		0		V <sub>CC</sub>	V
High-Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> =1.65V~1.95V	0.65xV <sub>CC</sub>			V
		V <sub>CC</sub> =2.3V~2.7V	1.7			V
		V <sub>CC</sub> =3.0V~3.6V	2			V
		V <sub>CC</sub> =4.5V~5.5V	0.7xV <sub>CC</sub>			V
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> =1.65V~1.95V			0.35xV <sub>CC</sub>	V
		V <sub>CC</sub> =2.3V~2.7V			0.7	V
		V <sub>CC</sub> =3.0V~3.6V			0.8	V
		V <sub>CC</sub> =4.5V~5.5V			0.3xV <sub>CC</sub>	V
High-level Output Current	I <sub>OH</sub>	V <sub>CC</sub> =1.65V			-4	mA
		V <sub>CC</sub> =2.3V			-8	mA
		V <sub>CC</sub> =3.0V			-16	mA
		V <sub>CC</sub> =4.5V			-24	mA
Low-level Output Current	I <sub>OL</sub>	V <sub>CC</sub> =1.65V			4	mA
		V <sub>CC</sub> =2.3V			8	mA
		V <sub>CC</sub> =3.0V			16	mA
		V <sub>CC</sub> =4.5V			24	mA
Input Transition Rise or Fall Rate	Δt/Δv	V <sub>CC</sub> =1.8V±0.15V, 2.5V±0.2V			20	ns/V
		V <sub>CC</sub> =3.3V±0.3V			10	ns/V
		V <sub>CC</sub> =5 V±0.5V			5	ns/V

■ ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> =1.65V~5.5V, I <sub>OH</sub> =-100μA	V <sub>CC</sub> -0.1			V
		V <sub>CC</sub> =1.65V, I <sub>OH</sub> =-4mA	1.2			V
		V <sub>CC</sub> =2.3V, I <sub>OH</sub> =-8mA	1.9			V
		V <sub>CC</sub> =3.0V, I <sub>OH</sub> =-16mA	2.4			V
		V <sub>CC</sub> =3.0V, I <sub>OH</sub> =-24mA	2.3			V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-32mA	3.8			V
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> =1.65V~5.5V, I <sub>OL</sub> =-100μA			0.1	V
		V <sub>CC</sub> =1.65V, I <sub>OL</sub> =4mA			0.45	V
		V <sub>CC</sub> =2.3V, I <sub>OL</sub> =8mA			0.3	V
		V <sub>CC</sub> =3.0V, I <sub>OL</sub> =16mA			0.4	V
		V <sub>CC</sub> =3.0V, I <sub>OL</sub> =24mA			0.55	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =32mA			0.55	V
Input Leakage Current	I <sub>I(LEAK)</sub>	V <sub>CC</sub> =0V~5.5V, V <sub>IN</sub> =5.5V or GND			±10	μA
Power OFF Leakage Current	I <sub>OFF</sub>	V <sub>CC</sub> =0V, V <sub>IN</sub> or V <sub>OUT</sub> =5.5V			±10	μA
Quiescent Supply Current	I <sub>Q</sub>	V <sub>CC</sub> =1.65V ~ 5.5V, V <sub>IN</sub> =5.5V or GND, I <sub>OUT</sub> =0			10	μA
Additional Quiescent Supply Current	ΔI <sub>Q</sub>	V <sub>CC</sub> =3V~5.5V, One input at V <sub>CC</sub> -0.6V, other inputs at V <sub>CC</sub> or GND			500	μA
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> =3.3V, V <sub>IN</sub> =V <sub>CC</sub> or GND		3.5		pF

■ DYNAMIC CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	Conditions	MIN	TYP	MAX	UNIT
Clock Frequency	f <sub>CLOCK</sub>				160	MHZ
Pulse Duration, CLK High or Low	t <sub>w</sub>	V <sub>CC</sub> =1.8V±0.15V	2.5			ns
		V <sub>CC</sub> =2.5V±0.2V	2.5			ns
		V <sub>CC</sub> =3.3V±0.3V	2.5			ns
		V <sub>CC</sub> =5V±0.5V	2.5			ns
Setup Time Before CLK ↑	t <sub>su</sub>	Data in high	V <sub>CC</sub> =1.8V±0.15V	2.3		ns
			V <sub>CC</sub> =2.5V±0.2V	1.5		ns
			V <sub>CC</sub> =3.3V±0.3V	1.3		ns
			V <sub>CC</sub> =5V±0.5V	1.1		ns
		Data in low	V <sub>CC</sub> =1.8V±0.15V	2.5		ns
			V <sub>CC</sub> =2.5V±0.2V	1.5		ns
			V <sub>CC</sub> =3.3V±0.3V	1.3		ns
			V <sub>CC</sub> =5V±0.5V	1.1		ns
Hold Time, Data After CLK ↑	t <sub>h</sub>	V <sub>CC</sub> =1.8V±0.15V	0		ns	
		V <sub>CC</sub> =2.5V±0.2V	0.2		ns	
		V <sub>CC</sub> =3.3V±0.3V	0.9		ns	
		V <sub>CC</sub> =5V±0.5V	0.4		ns	

■ SWITCHING CHARACTERISTIC ( $T_A=25^\circ\text{C}$ , Input:  $t_R, t_F \leq 2.5\text{ns}$ ;  $\text{PRR} \leq 1\text{MHz}$ )


See Fig. 1 and Fig. 2 for test circuit and waveforms.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum Clock Pulse Frequency	$f_{\text{MAX}}$	$V_{\text{CC}} = 1.65\text{V} \sim 5.5\text{V}$	160			MHz
Propagation Delay From Input (CLK) to Output ( $\overline{Q}$ )	$t_{\text{PLH}}/t_{\text{PHL}}$	$V_{\text{CC}} = 1.8\text{V} \pm 0.15\text{V}$	1.0		12.0	ns
		$V_{\text{CC}} = 2.5\text{V} \pm 0.2\text{V}$				
		$V_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V}$				
		$V_{\text{CC}} = 5\text{V} \pm 0.5\text{V}$				
Propagation delay from input (CLK) to output ( $\overline{Q}$ )	$t_{\text{PLH}}/t_{\text{PHL}}$	$V_{\text{CC}} = 1.8\text{V} \pm 0.15\text{V}$	1.0		14.5	ns
		$V_{\text{CC}} = 2.5\text{V} \pm 0.2\text{V}$				
		$V_{\text{CC}} = 3.3\text{V} \pm 0.3\text{V}$				
		$V_{\text{CC}} = 5\text{V} \pm 0.5\text{V}$				

■ OPERATING CHARACTERISTICS ( $f = 10\text{MHz}$ , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	$C_{\text{PD}}$	$V_{\text{CC}} = 1.8\text{V}$		24		pF
		$V_{\text{CC}} = 2.5\text{V}$		24		pF
		$V_{\text{CC}} = 3.3\text{V}$		25		pF
		$V_{\text{CC}} = 5\text{V}$		27		pF

TEST CIRCUIT AND WAVEFORMS



TEST	S1
$t_{PLH} / t_{PHL}$	OPEN
$t_{PLZ} / t_{PZL}$	$V_{LOAD}$
$t_{PHZ} / t_{PZH}$	GND

Fig.1 Load circuitry for switching times.

$V_{CC}$	Inputs		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_{IN}$	$t_r, t_f$					
$1.8V \pm 0.15V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	1M $\Omega$	0.15V
$2.5V \pm 0.2V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	1M $\Omega$	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	15pF	1M $\Omega$	0.3V
$5V \pm 0.5V$	$V_{CC}$	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	1M $\Omega$	0.3V
$1.8V \pm 0.15V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	1K $\Omega$	0.15V
$2.5V \pm 0.2V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 $\Omega$	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 $\Omega$	0.3V
$5V \pm 0.5V$	$V_{CC}$	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 $\Omega$	0.3V




Fig. 2 Propagation delay from input to output and input voltage waveforms.

## ■ TEST CIRCUIT AND WAVEFORMS (Cont)

Notes: 1.  $C_L$  includes probe and jig capacitance.

2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control

3. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz,  $Z = 50 \Omega$ , slew rate 1 V/ns.

4. The outputs are measured one at a time, with one transition per measurement.

5.  $t_{PLH}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

6.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

7.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ .

8. All parameters and waveforms are not applicable to all devices.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.