## 4-BITS BIDIRECTIONAL MULTI-VOLTAGE LEVEL TRANSLATOR FOR OPEN-DRAIN AND PUSH-PULL APPLICATION

 open-drain or push-pull applications. The UTC ULSF0204/D family supports level translation applications with transmission speeds greater than 100 MHz for open-drain systems that utilize a 15-pFcapacitance and $165 \Omega$ pull-up resistor.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low Ron of the switch allows connections to be made with minimal propagation delay and signal distortion. The voltage on the A or B side will be limited to $\mathrm{V}_{\text {REF_A }}$ and can be pulled up to any level between $\mathrm{V}_{\text {REFA }}$ and 5 V . This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.

## - FEATURES

* Provides bidirectional voltage translation with no direction pin
* Supports up to $100-\mathrm{MHz}$ up translation and greater than 100 MHz down translation at $\leqslant 30 \mathrm{pF}$ capacitor load and up to 40 MHz up/down translation at 50 pF capacitor load
* Supports loff, partial power down mode
* Allow bidirectional voltage level translation between
- $0.8 \mathrm{~V} \leftrightarrow 1.8 / 2.5 / 3.3 / 5 \mathrm{~V}$
- $1.2 \mathrm{~V} \leftrightarrow 1.8 / 2.5 / 3.3 / 5 \mathrm{~V}$
- $1.8 \mathrm{~V} \leftrightarrow 2.5 / 3.3 / 5 \mathrm{~V}$
- $2.5 \mathrm{~V} \leftrightarrow 3.3 / 5 \mathrm{~V}$
- $3.3 \mathrm{~V} \leftrightarrow 5 \mathrm{~V}$

■ ORDERING INFORMATION

| Ordering Number |  | Package | Packing |
| :---: | :---: | :---: | :---: |
| Lead Free | Halogen Free |  |  |
| ULSF0204L-P14-R | ULSF0204G-P14-R | TSSOP-14 | Tape Reel |
| ULSF0204DL-P14-R | ULSF0204DG-P14-R | TSSOP-14 | Tape Reel |


(1) R: Tape Reel
(2) P14: TSSOP-14
(3) G: Halogen Free and Lead Free, L: Lead Free
(4) Blank: EN is high-active, D: EN is low-active

- MARKING

| ULSF0204 | ULSF0204D |
| :---: | :---: |
|  |  |

- PIN CONFIGURATION

- PIN DESCRIPTION

| PIN NO. | PIN NAME |  |
| :---: | :---: | :--- |
| 1 | V REF_A $^{\prime}$ | Reference supply voltage |
| $2 \sim 5$ | An | Data port |
| 6,9 | NC | No connection |
| 7 | GND | Ground |
| 8 | EN | Switch enable input <br> ULSFO204: EN is high-active ; ULSF0204D: EN is low-active |
| $10 \sim 13$ | Bn | Data port |
| 14 | VREF_B | Reference supply voltage |

## - BLOCK DIAGRAM



- FUNCTION TABLE

| PART NUMBER | INPUT EN PIN | FUNCTION |
| :---: | :---: | :---: |
| LSF0204 | H | $\mathrm{An}=\mathrm{Bn}$ |
|  | L | $\mathrm{Hi}-\mathrm{Z}$ |
| LSF0204D | H | $\mathrm{Hi}-\mathrm{Z}$ |
|  | L | $\mathrm{An}=\mathrm{Bn}$ |

Note: EN is controlled by $\mathrm{V}_{\text {REF_A }}$ logic levels.

- ABSOLUTE MAXIMUM RATING ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| PARAMETER | SYMBOL | TEST CONDITIONS | RATINGS | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Input Voltage (Note 3) | $\mathrm{V}_{\text {IN }}$ |  | $-0.5 \sim 7$ | V |
| Input/output Voltage (Note 3) | $\mathrm{V}_{1 / 0}$ |  | $-0.5 \sim 7$ | V |
| Continuous channel current |  |  | 128 | mA |
| Input Clamp Current |  | $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ | -50 | mA |
| Junction temperature | $\mathrm{T}_{\mathrm{J}}$ |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ |  | $-65 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
2. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
■ REOMMENDED OPRATION CONDITIONS

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/output Voltage | $\mathrm{V}_{\text {IIO }}$ |  | 0 |  | 5.5 | V |
| Reference Voltage | $\mathrm{V}_{\text {REF }}$ ABIEN |  | 0 |  | 5.5 | V |
| Pass transistor current | $\mathrm{I}_{\text {PASS }}$ |  |  |  | 64 | mA |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

- ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | MIN | TYP <br> (Note 1) | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input clamp Voltage | $\mathrm{V}_{\text {IK }}$ | $\mathrm{l}_{1}=-18 \mathrm{~mA}, \mathrm{~V}_{\text {EN }}=0$ |  |  |  | -1.2 | V |
| Input Leakage Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=0$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| Leakage Current from B to A | Icc | $\begin{aligned} & \mathrm{V}_{\text {REF_B }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {REF_A }}=\mathrm{V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0, \\ & \mathrm{~V}_{\mathrm{I}}=3.3 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ |  |  |  | 3.5 | $\mu \mathrm{A}$ |
| Total Current through GND (Note 4) | $\mathrm{I}_{\text {cca }}+\mathrm{I}_{\text {ccb }}$ | $\begin{aligned} & \mathrm{V}_{\text {REF_B }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {REF_A }}=\mathrm{V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0, \\ & \mathrm{~V}_{\mathrm{I}}=3.3 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ |  |  | 0.2 |  | $\mu \mathrm{A}$ |
| Control pin current | $\mathrm{l}_{\mathrm{N}}$ | $\mathrm{V}_{\text {REF_B }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF_A }}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0$, $\mathrm{V}_{\text {EN }}=0$ to $V_{\text {REF }}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Power off Leakage current | loff | $\begin{aligned} & V_{\text {REF_B }}=V_{\text {REF_A }}=0, V_{E N}=G N D, I_{O}=0, \\ & V_{\mathrm{I}}=5 \text { or } G N D \end{aligned}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  |  | 7.0 |  | pF |
| Off Capacitance | $\mathrm{Cl}_{\text {IO(OFF) }}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or $0, \mathrm{~V}_{\mathrm{EN}}=0$ |  |  | 5.0 | 6.0 | pF |
| Capacitance When Switch Is Enabled | $\mathrm{Cl}_{\text {Io(ON) }}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or $0, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {REF_A }}$ |  |  | 10.5 | 13 | pF |
| High-Level Input Voltage for EN Pin (Note 3) | $\mathrm{V}_{1}$ | $\mathrm{V}_{\text {REF_A }}=1.0 \mathrm{~V} \sim 1.5 \mathrm{~V}$ |  | $\begin{gathered} \hline 0.8 \mathrm{x} \\ \mathrm{~V}_{\text {REF_A }} \end{gathered}$ |  |  | V |
| High-Level Input Voltage for EN Pin |  | $\mathrm{V}_{\text {REF_A }}=1.5 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | $\begin{gathered} \hline 0.7 x \\ V_{\text {REF_A }} \\ \hline \end{gathered}$ |  |  | V |
| Low-Level Input Voltage for EN Pin | $V_{\text {IL }}$ | $\mathrm{V}_{\text {REF_A }}=1.0 \mathrm{~V} \sim 1.5 \mathrm{~V}$ |  |  |  | $\begin{array}{\|c\|} \hline 0.3 x \\ V_{\text {REF }} \text { A } \\ \hline \end{array}$ | V |
|  |  | $\mathrm{V}_{\text {REF_A }}=1.5 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  |  |  | $\begin{aligned} & 0.3 x \\ & \text { V REF A }^{2} \end{aligned}$ | V |
| Input Transition Rise or Fall Rate for EN Pin | $\Delta t / \Delta v$ |  |  |  | 10 |  | ns/V |
| Switch On Resistance (Note 2) | Ron | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=64 \mathrm{~mA}$ | $V_{\text {REF_A }}=V_{E N}=3.3 V$, <br> $V_{\text {REF }^{\prime} B}=5 \mathrm{~V}$ |  | 3 |  | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{\text {REFAA }=\mathrm{V}_{\text {EN }}=1.8 \mathrm{~V},} \\ & \mathrm{~V}_{\text {REF }_{\mathrm{B}}}=5 \mathrm{~V} \end{aligned}$ |  | 4 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{I}_{0}=32 \mathrm{~mA}$ | $\begin{aligned} & V_{\text {REFAA }}=V_{\text {EN }}=1.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {REF }} \mathrm{B}=5 \mathrm{~V} \end{aligned}$ |  | 9 |  | $\Omega$ |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\text {REF-A }}=\mathrm{V}_{\text {EN }}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {REF }} \mathrm{B}=5 \mathrm{~V} \end{aligned}$ |  | 4 |  | $\Omega$ |
|  |  |  | $\begin{aligned} & V_{\text {REFAA }=\mathrm{V}_{\text {EN }}=2.5 \mathrm{~V},} \\ & \mathrm{~V}_{\text {REF }} \mathrm{B} \end{aligned}=5 \mathrm{~V} .$ |  | 10 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{l}}=1.8 \mathrm{~V}, \mathrm{l}_{0}=15 \mathrm{~mA}$ | $\begin{aligned} & V_{\text {REF_A }=V_{\text {EN }}=5 \mathrm{~V},} \\ & \mathrm{~V}_{\text {REF_B }}=3.3 \mathrm{~V} \end{aligned}$ |  | 5 |  | $\Omega$ |
|  |  | $\mathrm{V}_{1}=1 \mathrm{~V}, \mathrm{I}_{0}=10 \mathrm{~mA}$ | $\begin{aligned} & V_{\text {REFA } A}=V_{\text {EN }}=3.3 \mathrm{~V}, \\ & V_{\text {REF }_{\mathrm{B}}=1.8 \mathrm{~V}} \end{aligned}$ |  | 8 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{l}}=0, \mathrm{l}_{0}=10 \mathrm{~mA}$ | $\begin{aligned} & V_{\text {REF_A }}=V_{\text {EN }}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {REF } \mathrm{B}}=1.0 \mathrm{~V} \end{aligned}$ |  | 6 |  | $\Omega$ |
|  |  | $\mathrm{V}_{1}=0, \mathrm{l}_{0}=10 \mathrm{~mA}$ | $\begin{aligned} & V_{\text {REFAA }=V_{\text {EN }}=1.8 \mathrm{~V},} \\ & \mathrm{~V}_{\text {REF }} \mathrm{B}=1.0 \mathrm{~V} \end{aligned}$ |  | 6 |  | $\Omega$ |

Notes: 1. All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.
3. Enable pin test conditions are for the ULSF0204. The enable pin test conditions for ULSF0204D are oppositely set.
4. The actual supply current for ULSF0204 is $I_{C C A}+I_{C C B}$, the leakage from $V_{\text {REF_B }}$ to $V_{\text {REF_A }}$ can be measured on $V_{\text {REF_A }}$ and $V_{\text {REF_B }}$ pin.

- SWITCHING CHARACTERISTICS

| PARAMETER |  | SYMBOL | TEST CONDITION |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay From Input (A or B) to Output (B or A) | Down | $t_{\text {PLH }}$ | $\begin{aligned} & \mathrm{V}_{\text {REF } A}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=3=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=1.15 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 3.8 | 5.49 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 1.9 | 5.19 | ns |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF} F_{A}}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {REF_B }}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.85 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 2.1 | 4.1 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 2.2 | 3.8 | ns |
|  | Up |  | $\begin{aligned} & \mathrm{V}_{\text {REF_A }}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{\mathrm{F}} \mathrm{~B}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.9 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 2.3 | 5.7 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 1.9 | 5.13 | ns |
|  |  |  | $\mathrm{V}_{\text {REF_A }}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {REF_ }}=1.8 \mathrm{~V}$, $V_{E N}=1.2 \mathrm{~V}, R_{L}=500 \Omega$, <br> $\mathrm{V}_{\mathrm{IH}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.6 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 3.5 | 7.25 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 2.2 | 6.85 | ns |
| Propagation Delay From Input (A or B) to Output (B or A) | Down | $t_{\text {PHL }}$ | $\mathrm{V}_{\text {REF_A }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF_B }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{EN}}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LL}}=0, \mathrm{~V}_{\mathrm{M}}=1.15 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 3.5 | 4.9 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 1.5 | 4.5 | ns |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\text {REF }-A}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.85 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 0.7 | 4.7 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 0.3 | 4.3 | ns |
|  | Up |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}_{2}=1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{2}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{HH}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=0, \mathrm{~V}_{\mathrm{M}}=0.9 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 1.3 | 6.7 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 0.7 | 5.3 | ns |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}_{2}=\mathrm{A}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{\mathrm{F}} \mathrm{~B}}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.6 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 5.5 | 7.03 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 2.3 | 5.4 | ns |
| Output Enable Time From Input (A or B) to Output (B or A) | Down | $t_{\text {PLZ }}$ | $\begin{aligned} & \mathrm{V}_{\text {REFA }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF_B }}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=1.15 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 13.2 | 18 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 9.6 | 15 | ns |
|  | Up |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}_{2}=1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{1} \mathrm{~B}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.9 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10.8 | 18 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 9.2 | 15 | ns |
|  | Down | tpzL | $\begin{aligned} & \mathrm{V}_{\text {REF } A}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }=3}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, R_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=1.15 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 17 | 45 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 11.7 | 37 | ns |
|  | Up |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}_{2}=1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{\mathrm{F}} \mathrm{~B}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.9 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 18.2 | 45 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 13.8 | 37 | ns |
| Frequency Response From Input (A or B) to Output (B or A) | Down | $\mathrm{f}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\text {REF_A }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=1.15 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 50 |  | MHz |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 100 |  | MHz |
|  |  |  | $\mathrm{V}_{\text {REF_A }}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {REF_B }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{EN}}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{NA}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{LL}}=0, \mathrm{~V}_{\mathrm{M}}=0.85 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 50 |  | MHz |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 100 |  | MHz |
|  | Up |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}_{2}=1}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{\mathrm{F}} \mathrm{~B}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.9 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 50 |  | MHz |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 100 |  | MHz |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\text {REF }_{A}=1}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}_{3} \mathrm{~B}}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EN }}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~V}_{\mathrm{IH}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{M}}=0.6 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 50 |  | MHz |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 100 |  | MHz |

## ■ TEST CIRCUIT AND WAVEFORMS

| USAGE | SW |
| :--- | :---: |
| Translating Up | S1 |
| Translating Down | S2 |

From Output Under Test


LOAD CIRCUIT

TRANSLATING UP


LOAD CIRCUIT AC WAVEFORM FOR
OUTPUTS FOR $\mathbf{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$



TRANSLATING DOWN


LOAD CIRCUIT AC WAVEFORM FOR OUTPUTS FOR $\mathrm{t}_{\mathrm{PLZ}}, \mathrm{t}_{\mathrm{PZL}}$

Notes: 1. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: $P_{R R} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
3.The outputs are measured one at a time, with one transition per measurement.

## ■ DETAILED DESCRIPTION

## Overview

The UTC ULSF0204/D family may be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The UTC ULSF0204/D family is ideal for use in applications where an open-drain driver is connected to the data I/Os. The UTC ULSF0204/D can achieve 100 MHz with appropriate pull-up resistors and layout. The UTC ULSF0204/D family can also be used in applications where a push-pull driver is connected to the data I/Os.

## - FEATURE DESCRIPTION

The supply voltage ( $\mathrm{V}_{\text {PU\# }}$ ) for each channel can be individually setup with a pull-up resistor. For example, CH 1 can be used in up-translation mode ( $1.2 \mathrm{~V} \leftrightarrow 3.3 \mathrm{~V}$ ) and CH 2 in down-translation mode ( $2.5 \mathrm{~V} \leftrightarrow 1.8 \mathrm{~V}$ ).
When EN is HIGH, the translator switch is on, and the An I/O is connected to the $\mathrm{Bn} \mathrm{I} / \mathrm{O}$, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by $\mathrm{V}_{\text {REF_ }} \mathrm{A}$. EN must be LOW to ensure the high-impedance state during power-up or power-down.

Table 1. Device Comparison Table

| PART NUMBER | EN | An | Bn | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| ULSF0204 | H | Input or output | Input or output | 3-state output mode enable <br> (active High; referenced to $\mathrm{V}_{\text {REF_ }} \mathrm{A}$ ) |
|  | L | Place all data pins in 3 state mode (Hi-Z) | Place all data pins in 3 state mode (Hi-Z) |  |
| ULSF0204D | H | Place all data pins in 3 state mode (Hi-Z) | Place all data pins in 3 state mode (Hi-Z) | 3-state output mode enable <br> (active Low; referenced to $\mathrm{V}_{\text {REF_A }}$ ) |
|  | L | Input or output | Input or output |  |

## - APPLICATION INFORMATION

The UTC ULSF0204/D devices are able to perform voltage translation for open-drain or push-pull interface. Table 2 provides some consumer/telecom interfaces as reference in regards to the different channel numbers that are supported by the UTC ULSF0204/D family.

Table 2. Voltage Translator for Consumer / Telecom Interface

| Part Name | Channel Number | Interface |
| :---: | :---: | :---: |
| ULSF0204/D | 4 | GPIO, MDIO, SM Bus, PM Bus, I ${ }^{2} \mathrm{C}$, SVIO, UART, SPI |

## Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA . This ensures a pass voltage of 260 mV to 350 mV . If the current through the pass transistor is higher than 15 mA , the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA , to calculate the pull-up resistor value use the following equation:

$$
\mathrm{R}_{\mathrm{pu}}=\left(\mathrm{V}_{\mathrm{Pu}}-0.35 \mathrm{~V}\right) / 0.015 \mathrm{~A}
$$

## ■ APPLICATION INFORMATION (Cont.)

Table 2 summarizes resistor values, reference voltages, and currentsat $15 \mathrm{~mA}, 10 \mathrm{~mA}$ and 3 mA . The resistor value shown in the $+10 \%$ column(or a larger value)should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the UTC ULSF0204/D family device at 0.175 V , although the 15 mA applies only to current flowing through the UTC ULSF0204/D family device.

Table 2. Pull-up Resistor Values

| $\mathrm{V}_{\text {DPU }}$ | 15 mA |  | 10 mA |  | 3 mA |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NOMINAL | $\pm 10 \%$ | NOMINAL | $\pm 10 \%$ | NOMINAL | $\pm 10 \%$ |
| 5 V | 310 | 341 | 465 | 512 | 1550 | 1705 |
| 3.3 V | 197 | 217 | 295 | 325 | 983 | 1082 |
| 2.5 V | 143 | 158 | 215 | 237 | 717 | 788 |
| 1.8 V | 97 | 106 | 145 | 160 | 483 | 532 |
| 1.5 V | 77 | 85 | 115 | 127 | 383 | 422 |
| 1.2 V | 57 | 63 | 85 | 94 | 283 | 312 |

## Family Bandwidth

The maximum frequency of the the UTC ULSF0204/D family is dependent on the application. The device can operate at speeds of $>100 \mathrm{MHz}$ gave the correct conditions. The maximum frequency is dependent upon the loading of the application. The UTC ULSF0204/D family behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.
The 3dB point of the UTC ULSF0204/D family is $\approx 600 \mathrm{MHz}$; however, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the UTC ULSF0204/D family, a digital clock frequency of greater than 100 MHz can be achieved.
The UTC ULSF0204/D family does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pull-up resistor is needed on the host side(3.3 V)if the UTC ULSF0204/D family is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the UTC ULSF0204ID family on the sink side $(1.8 \mathrm{~V})$ to minimize signal degradation.
All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or knee)in the frequency spectrum of fast edges where frequency components higher than $f_{\text {knee }}$ are insignificant in determining the shape of the signal.

To calculate the maximum practical frequency component, or the knee frequency ( $f_{\text {knee }}$ ), use the following equations:

$$
\begin{aligned}
& f_{\text {knee }}=0.5 / R T(10-80 \%) \\
& f_{\text {knee }}=0.4 / R T(20-80 \%)
\end{aligned}
$$

For signals with rise time characteristics based on $10 \%$ to $90 \%$ thresholds, $\mathrm{f}_{\mathrm{knee}}$ is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on $20 \%$ to $80 \%$ thresholds, which his very common in many of today's device specifications, $f_{\text {knee }}$ is equal to 0.4 divided by the rise time of the signal.

- Keep trace length to a minimum by placing the UTC ULSF0204/D family close to the I ${ }^{2}$ Coutputofthe processor.
- The trace length should be less than half the time off light to reduce ringing and line reflections or nonmonotonic behavior in the switching region.
- To reduce overshoots a pull-up resistor can be added on the 1.8 V side; be aware that as lower fall time is to be expected.


## Power Supply Recommendations

There are no power sequence requirements for the UTC ULSF0204/D family. For enable and reference voltage guidelines, please refer to the Enable, Disable, and Reference Voltage Guidelines.

■ TYPICAL APPLICATION CIRCUIT


Figure 1. Bidirectional Translation to Multiple Voltage Levels


Figure 2. Typical Application Circuit (MDIO/Bidirectional Interface)

■ TYPICAL APPLICATION CIRCUIT (Cont.)


Figure 3. Multiple Voltage Translation in Single Device, Application

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

