

Advance

CMOS IC

# 8-BIT FET BUS SWITCH 2.5V-/3.3V LOW-VOLTAGE HIGH BANDWIDTH BUS SWITCH

# DESCRIPTION

The U74CB3Q3245 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (R<sub>ON</sub>). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, The UTC U74CB3Q3245 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The UTC **U74CB3Q3245** is organized as an 8-bit bus switch with a single output-enable( $\overline{OE}$ ) input. When  $\overline{OE}$  is low, the bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the bus switch is OFF and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pull up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### FEATURES

* High-Bandwidth Data Path(up to 500MHz) * 5V Tolerant I/Os With Device Powered Up or Powered	* Data and Control Inputs Provide Undershoot Clamp Diodes
Down	* Low Power Consumption (I <sub>CC</sub> =1mA Typical)
* Low and Flat ON-State Resistance (R <sub>ON</sub> ) Characteristics	* V <sub>CC</sub> Operating Range From 2.3V to 3.6V
Over Operating Range ( $R_{ON}$ =4 $\Omega$ Typ.)	* Data I/Os Support 0 to 5V Signaling Levels
* Rail-to-Rail Switching on Data I/O Ports	(0.8V,1.2V,1.5V,1.8V,2.5V,3.3V,5V)
– 0 to 5V Switching With 3.3V V <sub>CC</sub>	* Control Inputs Can Be Driven by TTL or 5V/3.3V CMOS
- 0 to 3.3V Switching With 2.5V V <sub>CC</sub>	Outputs
* Bidirectional Data Flow With Near-Zero Propagation	* I <sub>OFF</sub> Supports Partial-Power-Down Mode Operation
Delay	* Supports Both Digital and Analog Applications:
* Low Input / Output Capacitance Minimizes Loading and	PCI Interface, Differential Signal Interface, Memory
Signal Distortion(C <sub>io(OFF)</sub> =3.5pF Typ.)	Interleaving, Bus Isolation, Low-Distortion Signal Gating

\* Fast Switching Frequency (f<sub>OE</sub>=20MHz Max.)




Advance

CMOS IC

# ORDERING INFORMATION


0	Number	Package	Packing	
Lead Free	Halogen Free		5	•
U74CB3Q3245L-P20-R	U74CB3Q3245G-P2	20-R	TSSOP-20	Tape Reel
U74CB3Q3245 <u>G-P20-R</u>	— (1)Packing Type — (2) Package Type — (3) Green Package	(2) P20	ape Reel 1: TSSOP-20 Halogen Free and Lead Fre	e, L: Lead Free

#### MARKING






# PIN CONFIGURATION



### PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	NC		No connection
2-9	An	I/O	Input/output An
10	GND		Ground
11 ~18	Bn	I/O	Input/output Bn
19	ŌĒ	Ι	Pull OE low, An =Bn
20	V <sub>CC</sub>		Supply Voltage $1.65V \le V_{CCB} \le 5.5V$

■ LOGIC DIAGRAM (positive logic)



#### ■ FUNCTION TABLE

INPUT	INPUT/OUTPUT	FUNIOTION
ŌĒ	А	FUNICTION
L	В	A Port = B Port
Н	Z	Disconnect



#### ■ **ABSOLUTE MAXIMUM RATING** (unless otherwise specified) (Note 1)

				r
PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Supply Voltage	V <sub>cc</sub>		-0.5 ~ 4.6	V
Input Voltage	V <sub>IN</sub>		-0.5 ~ 7	V
Switch I/O voltage range	V <sub>I/O</sub>		-0.5 ~ 7	V
Input Clamp Current	I <sub>IK</sub>	V <sub>IN</sub> <0V	-50	mA
I/O Port Clamp Current	I <sub>I/OK</sub>	V <sub>I/O</sub> <0V	-50	mA
On state switch current	Ι <sub>οκ</sub>	V <sub>OUT</sub> <0V	±64	mA
Continuous current through V <sub>CC</sub> or GND (Note 2)			±100	mA
Storage Temperature Range	T <sub>STG</sub>		-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The value of  $V_{CC}$  are provided in the recommended operating conditions table.

### RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	Vcc		2.3		3.6	V
	N/	V <sub>CC</sub> =2.3V~2.7V	1.7		5.5	V
High-Level Input Voltage	VIH	V <sub>CC</sub> =2.7V~3.6V	2		5.5	V
	VIL	V <sub>CC</sub> =2.3V~2.7V	0		0.7	V
Low-Level Input Voltage		V <sub>CC</sub> =2.7V~3.6V	0		0.8	V
Input / Output Voltage	V <sub>I/O</sub>		0		5.5	V
Operating Temperature	T <sub>A</sub>		-40		+125	°C

## ELECTRICAL CHARACTERISTICS

	0						
PARAMETER	SYMBOL	TEST CONDITIONS			TYP <sup>(2)</sup>	MAX	UNIT
Digital Input Diode Voltage	VIK	V <sub>CC</sub> =3.6V, I	<sub>I</sub> = -18mA			-1.8	V
Input Leakage Current	I <sub>IN</sub>	V <sub>CC</sub> =3.6V,V	/ <sub>IN</sub> =0V~5.5V			±1	μA
Power OFF Leakage Current	I <sub>OFF</sub>	V <sub>0</sub> =0~5.5V	, V <sub>CC</sub> =0V, V <sub>I</sub> =0V			1	μA
Output OFF-State Current	I <sub>OZ</sub>		∕ <sub>0</sub> =0V~5.5V, VI=0, GND, Switch Off			±1	μA
Quiescent Supply Current	Icc		$V_{IN}=V_{CC}$ or GND, $I_{I/O}=0A$ $V_{CC}=3.6V$ , Switch ON or OFF			2	mA
Additional Quiescent Supply Current	ΔI <sub>CC</sub>	$V_{CC}$ =3.6V, one input at 3V, other inputs at $V_{CC}$ or GND				2	mA
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> =3.3V, V <sub>IN</sub> =5.5V, 3.3V, 0V			2.5	3.5	рF
I/O Capacitance (OFF)	$C_{\text{IO}(\text{OFF})}$		V <sub>CCA</sub> =3.3V, V <sub>IN</sub> =5.5V, 3.3V, 0V V <sub>IN</sub> =V <sub>CC</sub> or GND, Switch OFF		3.5	5	pF
I/O Capacitance (ON)	C <sub>IO(ON)</sub>	$V_{CCA}$ =3.3V, $V_{IN}$ =5.5V, 3.3V, 0V $V_{IN}$ =V <sub>CC</sub> or GND, Switch ON			9	11	pF
			V <sub>I</sub> =0, I <sub>O</sub> =30mA		4	8	Ω
		V <sub>CC</sub> =2.3V	V <sub>I</sub> =1.7, I <sub>O</sub> =-15mA		4.5	9	Ω
Resistor Between Two Ports	R <sub>ON</sub>		V <sub>I</sub> =0, I <sub>O</sub> =30mA		4	6	Ω
		V <sub>CC</sub> =3V	V <sub>I</sub> =2.4, I <sub>O</sub> =-15mA		4	8	Ω

Notes: 1.  $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins.

2. All typical values are at V<sub>CC</sub>=3.3V (unless otherwise noted), T<sub>A</sub>=25°C.



# Advance

# CMOS IC


## **SWITCHING CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From input ( $\overline{OE}$ ) to output (A or B)	Foe	V <sub>CC</sub> =2.5V			10	MHz
	I OE	V <sub>CC</sub> =3.3V			20	MHz
From input (A or $\mathbf{P}$ ) to output ( $\mathbf{P}$ or $\mathbf{A}$ )	+ / + /4 >	V <sub>CC</sub> =2.5V			0.12	ns
From input (A or B) to output (B or A)	$t_{pd}$ ( $t_{PLH}/t_{PHL}$ )	V <sub>CC</sub> =3.3V			0.2	ns
From input ( $\overline{OE}$ ) to output (A or B)		V <sub>CC</sub> =2.5V	1.5		7.5	ns
	t <sub>en</sub> (t <sub>PZL</sub> /t <sub>PZH</sub> )	V <sub>CC</sub> =3.3V	1.5		6.5	ns
From input $(\overline{OF})$ to output $(A \text{ or } P)$	1 ( 1 / <b>1</b> )	V <sub>CC</sub> =2.5V	1		6.5	ns
From input ( $\overline{OE}$ ) to output (A or B)	$t_{dis}$ ( $t_{PLZ}/t_{PHZ}$ )	V <sub>CC</sub> =3.3V	1		6.5	ns



### TEST CIRCUIT AND WAVEFORMS

From Output Under Test




TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	VLOAD
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

Note: CL	includes	probe and	jig capacitance.
----------	----------	-----------	------------------

TEST	V <sub>cc</sub>	S1	R∟	VI	CL	$V_{\Delta}$
	2.5V±0.2V	Open	500Ω	V <sub>CC</sub> or GND	30pF	-
t <sub>PD</sub>	3.3V±0.3V	Open	500Ω	V <sub>CC</sub> or GND	50pF	-
	2.5V±0.2V	2×V <sub>CC</sub>	500Ω	GND	30pF	0.15V
t <sub>PLZ</sub> / t <sub>PZL</sub>	3.3V±0.3V	2×V <sub>CC</sub>	500Ω	GND	50pF	0.3V
	2.5V±0.2V	GND	500Ω	V <sub>CC</sub>	30pF	0.15V
t <sub>PHZ</sub> / t <sub>PZH</sub>	3.3V±0.3V	GND	500Ω	V <sub>CC</sub>	50pF	0.3V



PROPAGATION DELAY TIMES

ENABLE AND DISABLE TIMES

Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- 2. The outputs are measured one at a time, with one transition per measurement.
- 3.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 4.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 5. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>PD</sub>(s). The tpd propagation delay is the calculated RC time constant of the typical On-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- 6. All parameters and waveforms are not applicable to all devices.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

