



U74LVC1G374

Preliminary

CMOS IC

SINGLE D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

DESCRIPTION

The **U74LVC1G374** device is single D-type latch is designed for 1.65V to 5.5V V_{CC} operation.

The **U74LVC1G374** features a 3-state output designed specifically for driving highly capacitive or preventing damaging current backflow relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q output is set to the logic level set up at the data (D) input.

A buffered output-enable (\overline{OE}) input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.

\overline{OE} does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{OFF} . The I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


FEATURES

- * Wide supply voltage range from 1.65V to 5.5V
- * Inputs accept voltages up to 5.5V
- * I_{OFF} supports partial-power-down mode
- * Low static power consumption; $I_{CC}=10\mu A$ (Max.)


ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1G374L-AL6-R	U74LVC1G374G-AL6-R	SOT-363	Tape Reel


<p>U74LVC1G374G-AL6-R</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) R: Tape Reel (2) AL6: SOT-363 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
--	--



MARKING



PIN CONFIGURATION



PIN DESCRIPTION


PIN NO.	PIN NAME	I/O	DESCRIPTION
1	CLK	I	Clock input
2	GND	-	Ground
3	D	I	Data input
4	Q	O	Output
5	V _{CC}	-	Power
6	\overline{OE}	I	Active low output enable; Hi-Z output when high

FUNCTION TABLE

INPUT(\overline{OE})	INPUT(CLK)	INPUT(D)	OUTPUT(Q)
L	↑	L	L
L	↑	H	H
L	H or L	X	Q ₀
H	X	X	Hi-Z

Note: H: HIGH voltage level, L: LOW voltage level, Q₀: No Change, Hi-Z: High Impedance.

LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V _{CC}		-0.5 ~ +6.5	V
Input Voltage	V _{IN}		-0.5 ~ +6.5	V
Output Voltage	V _{OUT}	Output in the high or low state	-0.5 ~ V _{CC} +0.5	V
		Output in the power-off state	-0.5 ~ +6.5	V
Continuous V _{CC} or GND Current	I _{CC}		±100	mA
Continuous Output Current	I _{OUT}		±50	mA
Input Clamp Current	I _{IK}	V _{IN} <0V	-50	mA
Output Clamp Current	I _{OK}	V _{OUT} <0V	-50	mA
Storage Temperature Range	T _{STG}		-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}	Operating	1.65		5.5	V
		Data retention only	1.5			V
Input Voltage	V _{IN}		0		5.5	V
Output Voltage	V _{OUT}		0		V _{CC}	V
Input Transition Rise or Fall Rate	Δt/Δv	V _{CC} =1.8V±0.15V, 2.5V±0.2V			20	ns/V
		V _{CC} =3.3V±0.3V			10	ns/V
		V _{CC} =5V±0.5V			5	ns/V
Operating Temperature	T _A		-40		+125	°C

■ ELECTRICAL CHARACTERISTICS (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level Input Voltage	V _{IH}	V _{CC} =1.8±0.15V	0.65×V _{CC}			V
		V _{CC} =2.5±0.2V	1.7			V
		V _{CC} =3.3±0.3V	2			V
		V _{CC} =5±0.5V	0.7×V _{CC}			V
Low-level Input Voltage	V _{IL}	V _{CC} =1.8±0.15V			0.35×V _{CC}	V
		V _{CC} =2.5±0.2V			0.7	V
		V _{CC} =3.3±0.3V			0.8	V
		V _{CC} =5±0.5V			0.3×V _{CC}	V
High-Level Output Voltage	V _{OH}	V _{CC} =1.65 ~ 5.5V, I _{OH} =-100μA	V _{CC} -0.1			V
		V _{CC} =1.65V, I _{OH} =-4mA	1.2			V
		V _{CC} =2.3V, I _{OH} =-8mA	1.9			V
		V _{CC} =3.0V, I _{OH} =-16mA	2.4			V
		V _{CC} =3.0V, I _{OH} =-24mA	2.3			V
		V _{CC} =4.5V, I _{OH} =-32mA	3.8			V
Low-Level Output Voltage	V _{OL}	V _{CC} =1.65 ~ 5.5V, I _{OL} =100μA			0.1	V
		V _{CC} =1.65V, I _{OL} =4mA			0.45	V
		V _{CC} =2.3V, I _{OL} =8mA			0.3	V
		V _{CC} =3.0V, I _{OL} =16mA			0.4	V
		V _{CC} =3.0V, I _{OL} =24mA			0.55	V
		V _{CC} =4.5V, I _{OL} =32mA			0.55	V
Input Leakage Current	I _{I(LEAK)}	V _{CC} =1.65V ~ 5.5V V _{IN} =V _{CC} or GND			±1	μA
Power Off Leakage Current	I _{OFF}	V _{CC} =0V, V _{IN} or V _{OUT} =5.5V			±10	μA
OFF-state output current	I _{OZ}	V _{OUT} =0~5.5V			±5	μA

■ ELECTRICAL CHARACTERISTICS (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Quiescent Supply Current	I _{CC}	V _{CC} =1.65 ~ 5.5V, V _{IN} =5.5V or GND, I _{OUT} =0			10	μA
Additional Quiescent Supply Current Per Input Pin	ΔI _{CC}	V _{CC} =3 ~ 5.5V, One input at V _{CC} -0.6V, other inputs at V _{CC} or GND			500	μA
Input Capacitance	C _{IN}	V _{CC} =3.3V, V _{IN} =V _{CC} or GND		3		pF
Output Capacitance	C _{OUT}	V _{CC} =3.3V, V _{IN} =V _{CC} or GND		6		pF

■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Clock Frequency	f _{CLOCK}	V _{CC} =1.8±0.15V			80	MHz
		V _{CC} =2.5±0.2V			125	MHz
		V _{CC} =3.3±0.3V			150	MHz
		V _{CC} =5±0.5V			175	MHz
Pulse Duration, CLK High or Low	t _w	V _{CC} =1.8±0.15V	3.3			ns
		V _{CC} =2.5±0.2V	3.0			ns
		V _{CC} =3.3±0.3V	2.8			ns
		V _{CC} =5±0.5V	2.5			ns
Setup Time, Data Before CLK↑	t _{su}	V _{CC} =1.8±0.15V	3.5			ns
		V _{CC} =2.5±0.2V	2.5			ns
		V _{CC} =3.3±0.3V	2.0			ns
		V _{CC} =5±0.5V	1.5			ns
Hold Time, Data After CLK↑	t _h	V _{CC} =1.8±0.15V	3.4			ns
		V _{CC} =2.5±0.2V	1.6			ns
		V _{CC} =3.3±0.3V	1.5			ns
		V _{CC} =5±0.5V	1.5			ns


■ SWITCHING CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Maximum clock pulse frequency	f _{MAX}	V _{CC} =1.8V±0.15V	C _L =30pF or 50pF	80			MHz
		V _{CC} =2.5V±0.2V		125			MHz
		V _{CC} =3.3V±0.3V		150			MHz
		V _{CC} =5.0V±0.5V		175			MHz
Propagation delay from input (CLK) to output (Q)	t _{PD}	V _{CC} =1.8V±0.15V	C _L =30pF or 50pF	2.7		18.3	ns
		V _{CC} =2.5V±0.2V		1.8		12.2	ns
		V _{CC} =3.3V±0.3V		1.6		9.5	ns
		V _{CC} =5.0V±0.5V		1.0		7.5	ns
Propagation delay from input (\overline{OE}) to output (Q)	t _{en}	V _{CC} =1.8V±0.15V	C _L =30pF or 50pF	2.0		14	ns
		V _{CC} =2.5V±0.2V		1.5		12	ns
		V _{CC} =3.3V±0.3V		0.9		9.0	ns
		V _{CC} =5.0V±0.5V		0.7		6.5	ns
Propagation delay from input (\overline{OE}) to output (Q)	t _{dis}	V _{CC} =1.8V±0.15V	C _L =30pF or 50pF	2.0		13	ns
		V _{CC} =2.5V±0.2V		1.1		8.3	ns
		V _{CC} =3.3V±0.3V		1.4		6.5	ns
		V _{CC} =5.0V±0.5V		0.8		5.1	ns

■ OPERATING CHARACTERISTICS (f=10MHz, T_A=25°C , unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	Output enabled	C _{PD}	V _{CC} =1.8V		24		pF
			V _{CC} =2.5V		24		pF
			V _{CC} =3.3V		25		pF
			V _{CC} =5V		27		pF
	Output disabled		V _{CC} =1.8V		8		pF
			V _{CC} =2.5V		8		pF
			V _{CC} =3.3V		9		pF
			V _{CC} =5V		11		pF


TEST CIRCUIT AND WAVEFORMS




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

Note: C_L includes probe and jig capacitance.


V_{CC}	V_{IN}	t_R / t_F	V_M	V_{LOAD}	C_L	R_L	V_{Δ}
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	1K Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 Ω	0.3V




PULSE WIDTH



SETUP TIME AND HOLD TIME



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10MHz$, $Z_O = 50\Omega$.

3. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

4. t_{PZL} and t_{PZH} are the same as t_{en} .

5. t_{PLH} and t_{PHL} are the same as t_{PD} .

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.