



U74LVC1G175

Preliminary

CMOS IC


SINGLE D-TYPE FLIP-FLOP WITH ASYNCHRONOUS CLEAR

■ DESCRIPTION

The **U74LVC1G175** is single D-type flip-flop is designed for 1.65V to 5.5V V_{CC} operation.

The **U74LVC1G175** device has an asynchronous clear (\overline{CLR}) input. When \overline{CLR} is high, data from the input pin (D) is transferred to the output pin (Q) on the clock's (CLK) rising edge. When \overline{CLR} is low, Q is forced into the low state, regardless of the clock edge or data on D.

This device is fully specified for partial-power-down applications using I_{OFF} . The I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



■ FEATURES


- * Wide supply voltage range from 1.65V to 5.5V
- * Inputs accept voltages up to 5.5V
- * I_{OFF} supports partial-power-down mode
- * Low static power consumption; $I_{CC}=10\mu A$ (Max.)

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1G175L-AG6-R	U74LVC1G175G-AG6-R	SOT-26	Tape Reel
U74LVC1G175L-AL6-R	U74LVC1G175G-AL6-R	SOT-363	Tape Reel

<p>U74LVC1G175G-AG6-R</p> <p>(1)Packing Type (2)Package Type (3)Green Package</p>	<p>(1) R: Tape Reel (2) AG6: SOT-26, AL6: SOT-363 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---

■ MARKING



■ PIN CONFIGURATION



■ PIN DESCRIPTION


PIN NO.	PIN NAME	I/O	DESCRIPTION
1	CLK	I	Clock input
2	GND	-	Ground
3	D	I	Data input
4	Q	O	Output
5	V _{CC}	-	Power
6	CLR	I	Clear Data Input

■ FUNCTION TABLE

INPUT(CLR)	INPUT(CLK)	INPUT(D)	OUTPUT(Q)
H	↑	L	L
H	↑	H	H
H	H or L	X	Q ₀
L	X	X	L

Note: H: HIGH voltage level, L: LOW voltage level, Q₀: No Change.

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{CC}		-0.5 ~ +6.5	V
Input Voltage	V_{IN}		-0.5 ~ +6.5	V
Output Voltage	V_{OUT}	Output in the high or low state	-0.5 ~ $V_{CC} + 0.5$	V
		Output in the power-off state	-0.5 ~ +6.5	V
Continuous V_{CC} or GND Current	I_{CC}		± 100	mA
Continuous Output Current	I_{OUT}		± 50	mA
Input Clamp Current	I_{IK}	$V_{IN} < 0V$	-50	mA
Output Clamp Current	I_{OK}	$V_{OUT} < 0V$	-50	mA
Storage Temperature Range	T_{STG}		-65 ~ +150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	Operating	1.65		5.5	V
		Data retention only	1.5			V
Input Voltage	V_{IN}		0		5.5	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Input Transition Rise or Fall Rate	$\Delta t/\Delta v$	$V_{CC}=1.8V\pm 0.15V, 2.5V\pm 0.2V$			20	ns/V
		$V_{CC}=3.3V\pm 0.3V$			10	ns/V
		$V_{CC}=5V\pm 0.5V$			10	ns/V
Operating Temperature	T_A		-40		+125	$^\circ\text{C}$

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level Input Voltage	V_{IH}	$V_{CC}=1.8\pm 0.15V$	$0.65 \times V_{CC}$			V
		$V_{CC}=2.5\pm 0.2V$	1.7			V
		$V_{CC}=3.3\pm 0.3V$	2			V
		$V_{CC}=5\pm 0.5V$	$0.7 \times V_{CC}$			V
Low-level Input Voltage	V_{IL}	$V_{CC}=1.8\pm 0.15V$			$0.35 \times V_{CC}$	V
		$V_{CC}=2.5\pm 0.2V$			0.7	V
		$V_{CC}=3.3\pm 0.3V$			0.8	V
		$V_{CC}=5\pm 0.5V$			$0.3 \times V_{CC}$	V
High-Level Output Voltage	V_{OH}	$V_{CC}=1.65 \sim 5.5V, I_{OH}=-100\mu A$	$V_{CC}-0.1$			V
		$V_{CC}=1.65V, I_{OH}=-4mA$	1.2			V
		$V_{CC}=2.3V, I_{OH}=-8mA$	1.9			V
		$V_{CC}=3.0V, I_{OH}=-16mA$	2.4			V
		$V_{CC}=3.0V, I_{OH}=-24mA$	2.3			V
Low-Level Output Voltage	V_{OL}	$V_{CC}=1.65 \sim 5.5V, I_{OL}=100\mu A$			0.1	V
		$V_{CC}=1.65V, I_{OL}=4mA$			0.45	V
		$V_{CC}=2.3V, I_{OL}=8mA$			0.3	V
		$V_{CC}=3.0V, I_{OL}=16mA$			0.4	V
		$V_{CC}=3.0V, I_{OL}=24mA$			0.55	V
Input Leakage Current	$I_{I(LEAK)}$	$V_{CC}=1.65V \sim 5.5V$			± 1	μA
		$V_{IN}=V_{CC}$ or GND				
Power Off Leakage Current	I_{OFF}	$V_{CC}=0V, V_{IN}$ or $V_{OUT}=5.5V$			± 10	μA

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Quiescent Supply Current	I_{CC}	$V_{CC}=1.65 \sim 5.5V$, $V_{IN}=V_{CC}$ or GND, $I_{OUT}=0$			10	μA
Additional Quiescent Supply Current Per Input Pin	ΔI_{CC}	$V_{CC}=3 \sim 5.5V$, One input at $V_{CC}-0.6V$, other inputs at V_{CC} or GND			500	μA
Input Capacitance	C_{IN}	$V_{CC}=3.3V$, $V_{IN}=V_{CC}$ or GND		3		pF

■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Clock Frequency	f_{CLOCK}	$V_{CC}=1.8 \pm 0.15V$			80	MHz
		$V_{CC}=2.5 \pm 0.2V$			125	MHz
		$V_{CC}=3.3 \pm 0.3V$			150	MHz
		$V_{CC}=5 \pm 0.5V$			175	MHz
Pulse Duration, \overline{CLR} Low	t_w	$V_{CC}=1.8 \pm 0.15V$	6.2			ns
		$V_{CC}=2.5 \pm 0.2V$	3.0			ns
		$V_{CC}=3.3 \pm 0.3V$	2.8			ns
		$V_{CC}=5 \pm 0.5V$	2.5			ns
Pulse Duration, CLK High or Low	t_w	$V_{CC}=1.8 \pm 0.15V$	6.2			ns
		$V_{CC}=2.5 \pm 0.2V$	3.0			ns
		$V_{CC}=3.3 \pm 0.3V$	2.8			ns
		$V_{CC}=5 \pm 0.5V$	2.5			ns
Setup Time, Data Before CLK \uparrow	t_{su}	$V_{CC}=1.8 \pm 0.15V$	3.0			ns
		$V_{CC}=2.5 \pm 0.2V$	2.5			ns
		$V_{CC}=3.3 \pm 0.3V$	2.0			ns
		$V_{CC}=5 \pm 0.5V$	1.5			ns
Setup Time, \overline{CLR} Inactive Before CLK \uparrow	t_{su}	$V_{CC}=1.8 \pm 0.15V$	0.5			ns
		$V_{CC}=2.5 \pm 0.2V$	0.5			ns
		$V_{CC}=3.3 \pm 0.3V$	0.7			ns
		$V_{CC}=5 \pm 0.5V$	0.7			ns
Hold Time, Data After CLK \uparrow	t_h	$V_{CC}=1.8 \pm 0.15V$	0.5			ns
		$V_{CC}=2.5 \pm 0.2V$	0.5			ns
		$V_{CC}=3.3 \pm 0.3V$	0.7			ns
		$V_{CC}=5 \pm 0.5V$	0.7			ns


■ SWITCHING CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Maximum clock pulse frequency	f_{MAX}	$V_{CC}=1.8V \pm 0.15V$	$C_L=30pF$ or 50pF			80	MHz
		$V_{CC}=2.5V \pm 0.2V$				125	MHz
		$V_{CC}=3.3V \pm 0.3V$				150	MHz
		$V_{CC}=5.0V \pm 0.5V$				175	MHz
Propagation delay from input (CLK) to output (Q)	t_{PD}	$V_{CC}=1.8V \pm 0.15V$	$C_L=30pF$ or 50pF			1.5	ns
		$V_{CC}=2.5V \pm 0.2V$				1.0	ns
		$V_{CC}=3.3V \pm 0.3V$				0.5	ns
		$V_{CC}=5.0V \pm 0.5V$				0.5	ns
Propagation delay from input (\overline{CLR}) to output (Q)	t_{PD}	$V_{CC}=1.8V \pm 0.15V$	$C_L=30pF$ or 50pF			1.5	ns
		$V_{CC}=2.5V \pm 0.2V$				1.0	ns
		$V_{CC}=3.3V \pm 0.3V$				0.5	ns
		$V_{CC}=5.0V \pm 0.5V$				0.5	ns

■ OPERATING CHARACTERISTICS (f=10MHz, T_A=25°C , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	C _{PD}	V _{CC} =1.8V		18		pF
		V _{CC} =2.5V		19		pF
		V _{CC} =3.3V		19		pF
		V _{CC} =5V		21		pF


TEST CIRCUIT AND WAVEFORMS




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

Note: C_L includes probe and jig capacitance.


V_{CC}	V_{IN}	t_R / t_F	V_M	V_{LOAD}	C_L	R_L	V_{Δ}
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	1K Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 Ω	0.3V




PULSE WIDTH



SETUP TIME AND HOLD TIME



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10MHz$, $Z_O = 50\Omega$.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.