

UNISONIC TECHNOLOGIES CO., LTD

UC3826 **CMOS IC**

LOW COST POWER-SAVING MODE PWM CONTROLLER FOR FLYBACK CONVERTERS

DESCRIPTION

The UTC UC3826 provides a CCM/valley switching mixed mode operation for better efficiency performance. The operation mode stays at CCM at heavy load, and switch to valley switching at light load.

The UTC UC3826 is a high performance current mode PWM controller ideally suited for low standby power. Low V_{CC} startup current make the power reliable on startup design and a large value resistor could be used in the startup circuit to minimize the standby power. At no load condition, the IC operates in power-saving mode for lower standby power, decreasing frequency for Higher conversion efficiency at light load condition.


The UTC UC3826 contains protection with automatic recovery including OLP (over load protection), OCP (cycle-by-cycle current limiting), and UVLO (Vcc over voltage clamp and under voltage lockout). It also provides the protections including OTP (over temperature protection), BNO(AC Brown Out protection), LNO(AC Over voltage protection), OVP (Vcc or DC output over voltage protection) with automatic recovery. To protect the power MOSFET, Gate-drive output is fixed up to 16V max.

The internal slope compensation improves system stability at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch, which offering minima external component count in the design. Excellent EMI performance is achieved with UTC proprietary frequency hopping technique (ZL201020615247.1) together with soft driver control. Audio noise is eliminated due to switch frequency more than 20kHz during operation.

UTC UC3826 is packaged by using tiny SOT-26 package. It has such applications as: battery charger, power adaptor, set-top box power supplies, ink jet printers, open-frame SMPS.


FEATURES

- * Proprietary frequency hopping for Improved EMI performance
- * Cycle-by-cycle current limiting
- * CCM/Valley Switching Operation
- * Fixed switch frequency 60~70kHz
- * Dynamic peak current limiting for constant output power
- * Built-in synchronized slope compensation
- * Gate output voltage clamped at 16V
- * Adjustable DC output OVP/UVP/OTP
- * OLP/V_{CC} OVP/OTP/BNO/LNO (automatic recovery)
- * Internal Soft Start




ORDERING INFORMATION


Ordering Number		Deelsene	Dealine	
Lead Free	Halogen Free	Package	Packing	
UC3826L-AG6-R	UC3826G-AG6-R	SOT-26	Tape Reel	



MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	GND	Ground
2	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and SENSE pin input
3	DEM	Demagnetization detection signal. This pin can also provide adjustable output voltage OVP and AC brown in/out protection
4	CS	Current sense input pin. Connected to MOSFET current sensing resistor node
5	Vcc	Power supply
6	OUT	The totem-pole output driver for driving the power MOSFET

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	Vcc	-0.3 ~ 40	V
Input Voltage to OUT Pin	V _{out}	-0.3 ~ V _{CC} +0.3	V
FB, CS, DEM		-0.3 ~ 6	V
Power Dissipation @ T _A =+25°C	P _D	400	mW
Junction Temperature	TJ	+150	°C
Operating Ambient Temperature	T _{OPR}	-40 ~ +85	°C
Storage Temperature Range	T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	Vcc	11 ~ 28	V
Start up Resistor		0.86 ~ 4.4	МΩ
V _{CC} Capacitor		2.2 ~ 4.7	μF

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ_{JA}	250	°C/W

■ ELECTRICAL CHARACTERISTICS (V_{CC}=15V, T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY VOLTAGE							
V _{CC} (ON)	V _{CC(ON)}		13.8	15.8	17.8	V	
V _{CC} (OFF)	V _{CC(MIN)}		6.6	7.6	8.6	V	
Startup Current	I _{STR}	V _{CC} <v<sub>CC(ON)-0.5V</v<sub>		1	5	μΑ	
On a realist of Commont		V _{FB} =2.5V		0.68		mA	
Operating Current	IOP	V _{FB} =Burst Level		0.5		mA	
V _{CC} OVP Threshold	V _{CC(OVP)}	V _{FB} =2.5V	30	32	34	V	
OSCILLATOR & SWITCHING FREQ	UENCY						
Normal mode Switching Frequency	F _(SW)	V _{FB} =2.5V	60	65	70	KHz	
Temperature Stability	F _{DT}	Guaranteed by Design			10	%	
Voltage Stability	F _{DV}				10	%	
Green Mode Frequency	F _(SW_GR)		20			KHz	
Frequency Spreading Range	ΔOSC	V _{FB} =2.5V	+9		-9	%	
Max. Duty Cycle	DCMAX	V _{FB} =2.5V, V _{CS} =0V	58	66	74	%	
VOLTAGE FEEDBACK							
Open Loop Voltage	V _{FB_Open}		5.00	5.60	5.80	V	
OLP Level	V _{FB_OLP}		4.4	4.65	4.9	V	
OLP De-Bounce Time	T _{D_OLP}	V _{FB} >5V		45		mS	
Burst-Mode Enter FB Voltage	V _{FB-IN}			1.05		V	
Burst-Mode Quit FB Voltage	V _{FB-OUT}			1.15		V	
FB Pin Short Current	I _{FB_SHORT}			60		μΑ	

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CURRENT SENSING			•	•	•		
Current Limiting Threshold Voltage with 50% Duty	V _{CS_L}	V _{FB} =2.8V	0.81	0.86	0.91	V	
Maximum Input Voltage	V _{CS_LIMIT}	Guaranteed by Design		1.15		V	
Lead Edge Blanking Time	T _{LEB}	Guaranteed by Design		350		ns	
SDSP(Secondary Diode Short Protection) CS pin Level	V_{SCP}	Guaranteed by Design	1.22	1.32	1.42	V	
CS OTP Level	$V_{\text{CS_OTP}}$	Guaranteed by Design		0.44		V	
MIN. OCP Compensation Current	I _{OCP_MIN}	I _{DEM} =55μA Guaranteed by Design		110		μΑ	
MAX.OCP Compensation Current	I _{CCP_MAX}	I _{DEM} =165μΑ Guaranteed by Design		330		μΑ	
Soft Start Time		Guaranteed by Design		10		mS	
GATE DRIVE OUTPUT							
Output Low Level	V_{OL}	V _{CC} =15V, I _{OUT} =-20mA			1	V	
Output High Level	V_{OH}	V _{CC} =15V, I _{OUT} =20mA	9			V	
Rising Time	t _R	10% to 90% of V _{OUT} , C _L =1nF		200		nS	
Falling Time	t⊧	90% to 10% of V _{ОUТ} , C _L =1nF		60		nS	
Out Clamping	V_{clamp}	V _{CC} =20V		16		V	
DEMAGNETIZATION (DEM) DETECT	TION		+				
DEM OVP Sampling Instant	T_{DEM_OVP1}	Guaranteed by Design		3		μS	
DEM OVP Threshold Level	V _{DEM_OVP}		2.3	2.5	2.7	V	
Output UVP Trigger Point	V_{DEM_UVP}	Guaranteed by Design		8.0		V	
DEM OVP De-Bounce Time	T _{DEM_OVP2}	Guaranteed by Design		7		Times	
Demagnetization Detection Level	V_{QR}	Guaranteed by Design		220		mV	
Demagnetization Delay	T_{QR}	Guaranteed by Design		200		nS	
DEM_BNI	I _{BNI}	Guaranteed by Design	45	50	55	μA	
DEM_BNO	I _{BNO}		40	45	50	μA	
BNO De-Bounce Time	T _{BNO}	Guaranteed by Design		65		mS	
Threshold Current of Line Voltage OVP	I _{LNO}	Guaranteed by Design	160	180	200	μA	
THERMAL SHUT DOWN							
OTP Threshold				150		°C	

APPLICATION NOTE

The UTC **UC3826** devices integrate many useful designs into one controller for low-power switch-mode power supplies. The following descriptions highlight some of the features of the UTC **UC3826** series.

Start-up Current

The start-up current is only 1μ A. Low start-up current allows a start-up resistor with a high resistance and a low-wattage to supply the start-up power for the controller. For AC/DC adaptor with universal input range design, a $2.5\sim3M\Omega$, 1/8W startup resistor could be used together with a V_{CC} capacitor to provide a fast startup and low power dissipation solution. The D1 IN4148 can improve surge capability to 6.6KV.





Fig. 1 Startup Circuit

Operation Mode

The UTC UC3826 provides a CCM/valley switching mixed mode operation for better efficiency performance. The operation mode stays at CCM at heavy load, once if the converter enters into DCM, the UTC UC3826 automatically finds the local minimum V_{DS} point and switching at this local valley.

Normally, the conduction loss is dominated at heavy load condition, and the switching loss turns to be larger than conduction loss in light load, especially at $1/4 \sim 1/2$ of full load. By this kind of mixed mode operation to have CCM in heavy load and valley switching in light load can optimize the overall average efficiency during the entire operation range.



■ APPLICATION NOTE (Cont.)

As shown in Fig. 3, at deep light-load or no-load condition, the switching loss is the dominant factor. To improve the light-load efficiency, burst mode operation will stop the switching cycle of the OUT pin when FB pin voltage is below " $V_{FB\ IN}$ " Level and restart the switching cycle of the OUT pin when FB pin voltage is above " $V_{FB\ IN}$ ".




Fig. 3 Burst Mode Operation

Over Voltage Protection on Vcc Pin (Vcc OVP)

The V_{CC} OVP will shut down the switching of the power MOSFET whenever V_{CC} > V_{OVP} . The OVP event as followed Fig.4.




Fig.4 OVP case




Fig.5 OLP case

Over Load &Open Loop & Output Short Protection (OLP or OSP)

OLP or OSP will shut down driver when $V_{FB} > V_{OLP}$ for continual a blanking time. The OLP or OSP event as followed Fig.5.

Over Temperature Protection (OTP)

OTP will shut down driver when the NTC resistor temperature T_J>T (THR).

Brown in/out and Line input OVP & DEM OVP/UVP Protection

To prevent high current stress at too low AC voltage condition, the UTC **UC3826** implements an AC brown in/out protection through the DEM pin. The current sourcing out from the DEM pin when the OUT pin is enabled is monitored to have the AC input voltage level information. When the current keeps above the DEM_BNI threshold (I_{BNI}) for more than BNI De-bounce time 7 cycles, the AC brown in condition is issued and the OUT is enabled. Once if the current keeps under the DEM_BNO threshold (I_{BNO}) for more than BNO De-bounce time, the AC brown out condition is issued and the OUT is disabled.

The equation is used to calculate the brown in/out level:

$$V_{\text{AC_BNI}} = I_{\text{BNI}} \times \frac{R_{\text{DEM_U}}}{\sqrt{2}} \times \frac{N_{\text{PRI}}}{N_{\text{AUX}}} \quad , \quad V_{\text{AC_BNO}} = I_{\text{BNO}} \times \frac{R_{\text{DEM_U}}}{\sqrt{2}} \times \frac{N_{\text{PRI}}}{N_{\text{AUX}}}$$

■ APPLICATION NOTE (Cont.)

To prevent line AC input voltage too high, the UTC **UC3826** implements an AC input LNO protection through the DEM pin. The current sourcing out from the DEM pin when the OUT pin is enabled is monitored to have the AC input voltage level information. When the current keeps above the DEM_LNO threshold (I_{LNO}) for more than LNO De-bounce time 7 cycles, AC input LNO protection is enabled and the out is off.

The equation is used to calculate the LNO level:

$$V_{AC_LNO} = I_{LNO} \times \frac{R_{DEM_U}}{\sqrt{2}} \times \frac{N_{PRI}}{N_{AUX}}$$

An over voltage protection for Vo is fulfilled by sampling the voltage on the DEM waveform after OUT is turn-off. After a short delay after OUT off, the sampled voltage is compared to the internal over voltage reference is determined whether if an OVP event is occurred. The internal over voltage reference is biased at V_{DEM_OVP}, uses can define the resistor divider ratio by the equation below based on the desired OVP level:

$$V_{\text{O_OVP}} = V_{\text{DEM_OVP}} \times \frac{R_{\text{DEM_U}} + R_{\text{DEM_D}}}{R_{\text{DEM_D}}} \times \frac{N_{\text{SEC}}}{N_{\text{AUX}}}$$

An under voltage protection for Vo is fulfilled by sampling the voltage on the DEM waveform after OUT is turn-off. After a short delay after OUT off, the sampled voltage is compared to the internal under voltage reference is determined whether if an UVP event is occurred. The internal under voltage reference is biased at V_{DEM_UVP}, uses can define the resistor divider ratio by the equation below based on the desired UVP level:

$$V_{O_UVP} = V_{DEM_UVP} \times \frac{R_{DEM_U} + R_{DEM_D}}{R_{DEM_D}} \times \frac{N_{SEC}}{N_{AUX}}$$




Fig. 6 DEM-Pin Divider

■ APPLICATION NOTE (Cont.)

Cycle by Cycle Over-Current Protection (OCP)

In a Flyback topology converter, the main MOSFET switch of the Flyback converter turns on and off rapidly. The energy is stored in the inductor when the MOSFET turns on. The inductor current flowing through the sensing resistor (Rcs) is shown in Fig.7. The current limit is determined by the equation below:

$$I_{PEAK} = \frac{V_{CS}}{R_{CS}}$$

In order to prevent the CS pin from false triggering, an internal leading edge blanking time (350nS Typ.) is added and an external low pass RC filter is also recommended to filter the turn-on spike of CS node.





Fig. 7 Current Sensing

■ TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.