

UNISONIC TECHNOLOGIES CO., LTD

L4002 Preliminary CMOS IC FET BIAS CONTROLLER FET BIAS CONTROLLER Image: Control of the state of the


It generates the required negative voltage to bias the gate of GaAs FET, and internally provides protection circuit that can protect the FET devices during supply voltage transient. So it is very popular in satellite receiver front end block.

FEATURES


- * Built in FET device protection circuit
- * Stable bias control for GaAs and HEMT FETs
- * Drive up to four FETs
- * 2.5V supply voltage

ORDERING INFORMATION


| Ordering Number | | Dookogo | Decking | |
|-----------------|--------------|---------|-----------|--|
| Lead Free | Halogen Free | Package | Packing | |
| L4002L-S16-R | L4002G-S16-R | SOP-16 | Tape Reel | |



MARKING




■ PIN CONFIGURATION



PIN DESCRIPTION

| PIN NO. | PIN NAME | DESCRIPTION |
|---------|-----------------|--------------------------------------|
| 1 | VD1 | 1 st Drain output voltage |
| 2 | VG1 | 1 st Gate output voltage |
| 3 | VD2 | 2 nd Drain output voltage |
| 4 | VG2 | 2 nd Gate output voltage |
| 5 | GND | Ground |
| 6 | NC | No connect |
| 7 | OSC | OSC output |
| 8 | REC | Rectifier Input |
| 9 | NV | Negative voltage output |
| 10 | NC | No connect |
| 11 | NC | No connect |
| 12 | VG4 | 4 th Gate output voltage |
| 13 | VD4 | 4 th Drain output voltage |
| 14 | VG3 | 3 rd Gate output voltage |
| 15 | VD3 | 3 rd Drain output voltage |
| 16 | V _{CC} | Supply voltage |

BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATING

| PARAMETER | SYMBOL | RATINGS | UNIT |
|---------------------------|-------------------|------------|------|
| Supply Voltage | V _{cc} | -0.6~3 | V |
| Supply Current | I _{CC} | 100 | mA |
| Maximum Drain Current | I _D | 15 | mA |
| Maximum CSUB Sink Current | I _{CSUB} | -500 | μA |
| Operating Temperature | T _{OPR} | -40 ~ +85 | °C |
| Storage Temperature | T _{STG} | -50 ~ +125 | °C |

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.


ELECTRICAL CHARACTERISTICS

(V_{CC}=2.5V, I_D=9.5mA, T_A=25°C, unless otherwise stated)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|------------------------|---|-------|-----|-------|-----------------|
| Supply Voltage | Vcc | | 2.375 | 2.5 | 2.625 | V |
| Supply Current | Icc | No FET | | 6 | 10 | mA |
| Negative Voltage | V _{NV} | I _{NV} =0uA, V _{CC} =2.5V | | -2 | -1 | V |
| | | I _{NV} =-200uA | | | -1 | V |
| Oscillator Freq. | fo | | 300 | 600 | 800 | KHz |
| Drain Current | ID | | 8 | 9.5 | 12 | mA |
| Drain Current Change with V _{CC} | ΔI_{DV} | V _{CC} =2.375V~2.625V | | 2 | | %/V |
| VD1/VD2/VD3/VD4 Drain Offset | A 1 | | | 0.5 | | mA |
| Current | ΔI _{DC} | | | 0.5 | | ША |
| Drain Current Change with Temp. | ΔI_{DT} | T=-40~85°C | | 0.5 | | %/°C |
| Drain Voltage | VD | I _D =9.5mA | 1.8 | 2 | 2.2 | V |
| Drain Voltage Change with V _{CC} | ΔV_{DV} | V _{CC} =2.375V~2.625V | | 0.5 | | %/V |
| Drain Voltage Change | ΔV_{DT} | T=-40~85°C | | 100 | | ppm/°C |
| Dynamic Gate Voltage Range | V_{G} | NV without loading | -2 | | 0.7 | V |
| Drain Output Noise Voltage | V _{dn} | With Drain bypass capacitor=10nF | | | 0.05 | V _{PP} |
| Gate Output Noise Voltage | V_{GN} | With Gate bypass capacitor=10nF | | | 0.03 | V_{PP} |



TYPICAL APPLICATION CIRCUIT



There are three major functions provided by UTC **L4002**: support negative voltage, bias control circuit, and FET protecting circuit.

The negative voltage is generated using internal oscillator. It only needs an ac coupled capacitor C_A 47nF and a negative voltage bypass capacitor C_B 47nF.

The UTC **L4002** devices have been designed to protect the external FETs from adverse operating conditions. With a JFET connected to any bias circuit, the gate output voltage of the bias circuit can not exceed the range -2V to 0.7V, under any conditions including powerup and powerdown transients. Should the negative bias generator be shorted or overloaded so that the drain current of the external FETs can no longer be controlled, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current. The following diagrams show the UTC **L4002** in typical LNB applications. Within each FET gain stage the numbering system indicates how the bias stages relate to the application circuits.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

