



U74LVC1GU04

CMOS IC

SINGLE POWER SUPPLY SINGLE INVERTER GATE


DESCRIPTION

This single inverter gate is designed for 1.65V to 5.5V V_{CC} operation.

The **U74LVC1GU04** device contains one inverter with an unbuffered output and performs the Boolean function $Y = \overline{A}$.

FEATURES

- * Operation Voltage Range: 1.65V ~ 5.5V
- * Low Power Current: $I_{CC}=10\mu A$ (Max.)
- * $\pm 24mA$ Output Drive ($V_{CC}=3.3V$)
- * Power Down Protection
- * Unbuffered Output




ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1GU04L-AF5-R	U74LVC1GU04G-AF5-R	SOT-25	Tape Reel
U74LVC1GU04L-AL5-R	U74LVC1GU04G-AL5-R	SOT-353	Tape Reel

<p>U74LVC1GU04G-AF5-R</p> <p>(1)Packing Type</p> <p>(2)Package Type</p> <p>(3)Green Package</p>	<p>(1) R: Tape Reel</p> <p>(2) AF5: SOT-25, AL5: SOT-353</p> <p>(3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---

MARKING




■ PIN CONFIGURATION




■ FUNCTION TABLE (each gate)

INPUT	OUTPUT
A	Y
H	L
L	H

■ LOGIC DIAGRAM (positive logic)



Logic symbol



IEC logic symbol

■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$, unless otherwise specified) (Note 2)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{CC}		-0.5 ~ 6.5	V
Input Voltage (Note 2)	V_{IN}		-0.5 ~ 6.5	V
Output Voltage (Note 2)	V_{OUT}	Output in the high or low state	-0.5 ~ $V_{CC}+0.5$	V
Continuous Output Current	I_{OUT}		± 50	mA
Continuous current through		V_{CC} or GND	± 100	mA
Input Clamp Current	I_{IK}	$V_{IN}<0$	-50	mA
Output Clamp Current	I_{OK}	$V_{OUT}<0$	-50	mA
Storage Temperature Range	T_{STG}		-65 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	Operating	1.65		5.5	V
Input Voltage	V_{IN}		0		5.5	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Input Transition Rise or Fall Rate	$\Delta t/\Delta V$	$V_{CC}=1.65\text{V} \sim 2.7\text{V}$			20	ns/V
		$V_{CC}=2.7\text{V} \sim 5.5\text{V}$			10	ns/V
Operating Temperature	T_A		-40		+125	$^\circ\text{C}$

■ STATIC CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
High-Level Input Voltage	V_{IH}	$V_{CC}=1.65\text{V} \sim 5.5\text{V}$, $I_{OH}=-100\mu\text{A}$	$0.75 \times V_{CC}$			V	
Low-Level Input Voltage	V_{IL}	$V_{CC}=1.65\text{V} \sim 5.5\text{V}$, $I_{OL}=-100\mu\text{A}$			$0.25 \times V_{CC}$	V	
High-Level Output Voltage	V_{OH}	$V_{IL}=0\text{V}$, $V_{CC}=1.65\text{V} \sim 5.5\text{V}$, $I_{OL}=-100\mu\text{A}$	$V_{CC}-0.1$			V	
		$V_{IL}=0\text{V}$, $V_{CC}=1.65\text{V}$, $I_{OH}=-4\text{mA}$	1.2			V	
		$V_{IL}=0\text{V}$, $V_{CC}=2.3\text{V}$, $I_{OH}=-8\text{mA}$	1.9			V	
		$V_{IL}=0\text{V}$, $V_{CC}=3\text{V}$	$I_{OH}=-16\text{mA}$	2.4			V
			$I_{OH}=-24\text{mA}$	2.3			V
		$V_{IL}=0\text{V}$, $V_{CC}=4.5\text{V}$, $I_{OH}=-32\text{mA}$	3.8			V	
Low-Level Output Voltage	V_{OL}	$V_{IH}=V_{CC}$, $V_{CC}=1.65\text{V} \sim 5.5\text{V}$, $I_{OL}=100\mu\text{A}$			0.1	V	
		$V_{IH}=V_{CC}$, $V_{CC}=1.65\text{V}$, $I_{OL}=4\text{mA}$			0.45	V	
		$V_{IH}=V_{CC}$, $V_{CC}=2.3\text{V}$, $I_{OL}=8\text{mA}$			0.3	V	
		$V_{IH}=V_{CC}$, $V_{CC}=3\text{V}$	$I_{OL}=16\text{mA}$			0.4	V
			$I_{OL}=24\text{mA}$			0.55	V
		$V_{IH}=V_{CC}$, $V_{CC}=4.5\text{V}$, $I_{OL}=32\text{mA}$			0.55	V	
A Input Leakage Current	$I_{I(LEAK)}$	$V_{CC}=0\text{V} \sim 5.5\text{V}$, $V_{IN}=5.5\text{V}$ or GND			± 5	μA	
Quiescent Supply Current	I_Q	$V_{CC}=1.65\text{V} \sim 5.5\text{V}$, $V_{IN}=5.5\text{V}$ or GND, $I_O=0$			10	μA	
Input Capacitance	C_{IN}	$V_{CC}=3.3\text{V}$, $V_{IN}=V_{CC}$ or GND ($T_A=-40 \sim +85^\circ\text{C}$)		7		pF	


■ DYNAMIC CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay from input (A) to output(Y)	t_{PLH}/t_{PHL}	$V_{CC}=1.8V\pm 0.15V$	1.3		5.5	ns
		$V_{CC}=2.5V\pm 0.2V$	1.0		4.5	ns
		$V_{CC}=3.3V\pm 0.3V$	1.1		4.2	ns
		$V_{CC}=5V\pm 0.5V$	1.0		3.5	ns

■ OPERATING CHARACTERISTICS ($f=10\text{MHz}$, $T_A=25^\circ\text{C}$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	C_{PD}	$V_{CC}=1.8V\pm 0.15V$		9		pF
		$V_{CC}=2.5V\pm 0.2V$		11		pF
		$V_{CC}=3.3V\pm 0.3V$		13		pF
		$V_{CC}=5V\pm 0.5V$		27		pF

■ TEST CIRCUIT AND WAVEFORMS



Note: C_L includes probe and jig capacitance.

V_{CC}	INPUTS		V_M	C_L	R_L
	V_{IN}	t_R, t_F			
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	30pF	1K Ω
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	30pF	500 Ω
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	50pF	500 Ω
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	50pF	500 Ω



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

- Notes: 1. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1MHz$, $Z_o=50\Omega$, $t_r \leq 3ns$.
 2. The outputs are measured one at a time, with one transition per measurement.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.