



UND02R100L

Preliminary

POWER MOSFET

25A, 20V N-CHANNEL ENHANCEMENT MODE TRENCH POWER MOSFET

DESCRIPTION


The UTC **UND02R100L** is an N-channel Power MOSFET, it uses UTC's advanced technology to provide the customers with low $R_{DS(ON)}$ characteristic by high cell density trench technology.

The UTC **UND02R100L** is suitable for high efficiency synchronous rectification in SMPS, UPS, hard switched and high frequency circuits.

FEATURES

- * $R_{DS(ON)} \leq 8.2 \text{ m}\Omega @ V_{GS}=4.5\text{V}, I_D=8.0\text{A}$
- $R_{DS(ON)} \leq 9.5 \text{ m}\Omega @ V_{GS}=2.5\text{V}, I_D=7.0\text{A}$
- $R_{DS(ON)} \leq 12 \text{ m}\Omega @ V_{GS}=1.8\text{V}, I_D=4.0\text{A}$
- * High Cell Density Trench Technology
- * High Power and Current Handling Capability

SYMBOL




ORDERING INFORMATION


Ordering Number		Package	Pin Assignment								Packing
Lead Free	Halogen Free		1	2	3	4	5	6	7	8	
UND02R100LK-P3030-R	UND02R100LG-P3030-R	PDFN3x3	S1	G1	S2	G2	D2	D2	D1	D1	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>UND02R100LG-P3030-R</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) R: Tape Reel (2) P3030: PDFN3x3 (3) G: Halogen Free and Lead Free, K: Lead Free</p>
---	--



■ MARKING



■ ABSOLUTE MAXIMUM RATING ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V_{DSS}	20	V
Gate-Source Voltage		V_{GSS}	± 8	V
Drain Current	Continuous	I_D	25	A
	Pulsed (Note 2)	I_{DM}	60	A
Power Dissipation		P_D	31	W
Junction Temperature		T_J	+150	$^{\circ}\text{C}$
Storage Temperature Range		T_{STG}	-55 ~ +150	$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

■ THERMAL RESISTANCES CHARACTERISTICS

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient		θ_{JA}	40	$^{\circ}\text{C}/\text{W}$
Junction to Case		θ_{JC}	4	$^{\circ}\text{C}/\text{W}$

Note: Surface mounted on 1×1 FR4 board.


■ ELECTRICAL CHARACTERISTICS ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS							
Drain-Source Breakdown Voltage		BV_{DSS}	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	20			V
Drain-Source Leakage Current		I_{DSS}	$V_{DS}=20\text{V}$, $V_{GS}=0\text{V}$			1	μA
Gate-Source Leakage Current	Forward	I_{GSS}	$V_{GS}=+8\text{V}$, $V_{DS}=0\text{V}$			+100	nA
	Reverse		$V_{GS}=-8\text{V}$, $V_{DS}=0\text{V}$			-100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage		$V_{GS(TH)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	0.4		0.9	V
Static Drain-Source On-State Resistance		$R_{DS(ON)}$	$V_{GS}=4.5\text{V}$, $I_D=8.0\text{A}$		6.6	8.2	m Ω
			$V_{GS}=2.5\text{V}$, $I_D=7.0\text{A}$		7.7	9.5	m Ω
			$V_{GS}=1.8\text{V}$, $I_D=4.0\text{A}$		9.6	12	m Ω
DYNAMIC PARAMETERS							
Input Capacitance		C_{ISS}	$V_{GS}=0\text{V}$, $V_{DS}=10\text{V}$, $f=1.0\text{MHz}$		2705		pF
Output Capacitance		C_{OSS}			241		pF
Reverse Transfer Capacitance		C_{RSS}			205		pF
SWITCHING PARAMETERS							
Total Gate Charge (Note 1)		Q_G	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=10\text{A}$, $I_G=100\mu\text{A}$ (Note 1, 2)		66.8		nC
Gate to Source Charge		Q_{GS}			3.2		nC
Gate to Drain Charge		Q_{GD}			4.8		nC
Turn-on Delay Time (Note 1)		$t_{D(ON)}$	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=10\text{A}$, $R_G=1\Omega$ (Note 1, 2)		58		ns
Rise Time		t_R			61		ns
Turn-off Delay Time		$t_{D(OFF)}$			450		ns
Fall-Time		t_F			330		ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS							
Maximum Body-Diode Continuous Current		I_S				25	A
Maximum Body-Diode Pulsed Current		I_{SM}				60	A
Drain-Source Diode Forward Voltage (Note 1)		V_{SD}	$I_S=10\text{A}$, $V_{GS}=0\text{V}$		0.8	1.2	V
Reverse Recovery Time (Note 1)		t_{rr}	$I_S=10\text{A}$, $V_{GS}=0\text{V}$,		2.08		μs
Reverse Recovery Charge		Q_{rr}	$dI_F/dt=100\text{A}/\mu\text{s}$		18.3		μC


Notes: 1. Pulse Test : Pulse width $\leq 200\mu\text{s}$, Duty cycle $\leq 2\%$.

2. Essentially independent of operating ambient temperature.

■ TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Test Circuit and Waveforms

Peak Diode Recovery dv/dt Waveforms


■ TEST CIRCUITS AND WAVEFORMS




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Gate Charge Waveform



Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.