

U74LVC07A

CMOS IC

HEX BUFFERS WITH OPEN-DRAIN OUTPUTS

■ DESCRIPTION

The **U74LVC07A** contain six independent buffers with open drain outputs. The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.


Inputs can be driven from 1.8V, 2.5V, 3.3V, or 5V devices. This feature allows the use of these devices as translators in a mixed-system environment.

■ FEATURES


- * Operate from 1.65V to 5.5V
- * Inputs and open-drain outputs accept voltages to 5.5V
- * Direct interface with TTL levels
- * I_{off} supports partial-power-down mode

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC07AL-S14-R	U74LVC07AG-S14-R	SOP-14	Tape Reel
U74LVC07AL-P14-R	U74LVC07AG-P14-R	TSSOP-14	Tape Reel



■ MARKING



■ PIN CONFIGURATION




■ FUNCTION TABLE(each buffer)

INPUT(A)	OUTPUT(Y)
H	Z
L	L

Note: H: HIGH voltage level; L: LOW voltage level; Z=high-impedance OFF-state.

■ LOGIC DIAGRAM(each inverter)



Logic symbol

■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	-0.5 ~ +6.5	V
Input Voltage	V_{IN}	-0.5 ~ +6.5	V
Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
V_{CC} or GND Current	I_{CC}	± 100	mA
Continuous Output Current ($V_{OUT}=0$ to V_{CC})	I_{OUT}	± 50	mA
Input Clamp Current ($V_{IN}<0$)	I_{IK}	-50	mA
Output Clamp Current ($V_{OUT}<0$)	I_{OK}	-50	mA
Storage Temperature Range	T_{STG}	-65 ~ +150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	Operating	1.65		5.5	V
Input Voltage	V_{IN}		0		5.5	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Low-level Output Current	I_{OL}	$V_{CC}=1.65\text{V}$			4	mA
		$V_{CC}=2.3\text{V}$			12	mA
		$V_{CC}=2.7\text{V}$			12	mA
		$V_{CC}=3\text{V}$			24	mA
		$V_{CC}=4.5\text{V}$			24	mA
Operating Temperature	T_A		-40		+125	$^\circ\text{C}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ_{JA}	113	$^\circ\text{C/W}$

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level Input Voltage	V_{IH}	$V_{CC}=1.65\text{V} \sim 1.95\text{V}$	$0.65 \times V_{CC}$			V
		$V_{CC}=2.3\text{V} \sim 2.7\text{V}$	1.7			V
		$V_{CC}=2.7\text{V} \sim 3.6\text{V}$	2			V
		$V_{CC}=4.5\text{V} \sim 5.5\text{V}$	$0.7 \times V_{CC}$			V
Low-level Input Voltage	V_{IL}	$V_{CC}=1.65\text{V} \sim 1.95\text{V}$		$0.35 \times V_{CC}$		V
		$V_{CC}=2.3\text{V} \sim 2.7\text{V}$		0.7		V
		$V_{CC}=2.7\text{V} \sim 3.6\text{V}$		0.8		V
		$V_{CC}=4.5\text{V} \sim 5.5\text{V}$		$0.3 \times V_{CC}$		V
Low-Level Output Voltage	V_{OL}	$V_{CC}=1.65 \sim 5.5\text{V}, I_{OL}=100\mu\text{A}$		0.2		V
		$V_{CC}=1.65\text{V}, I_{OL}=4\text{mA}$		0.45		V
		$V_{CC}=2.3\text{V}, I_{OL}=12\text{mA}$		0.7		V
		$V_{CC}=2.7\text{V}, I_{OL}=12\text{mA}$		0.4		V
		$V_{CC}=3.0\text{V}, I_{OL}=24\text{mA}$		0.55		V
		$V_{CC}=4.5\text{V}, I_{OL}=32\text{mA}$		0.55		V
Input Leakage Current	$I_{I(\text{LEAK})}$	$V_{IN}=5.5\text{V}$ or GND, $V_{CC}=3.6\text{V}$		± 5	μA	
Power OFF Leakage Current	I_{OFF}	V_{IN} or $V_{OUT}=5.5\text{V}$, $V_{CC}=0\text{V}$		± 10	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND, $I_{OUT}=0$ $V_{CC}=3.6\text{V}$		10	μA	
Additional Quiescent Supply Current Per Input Pin	ΔI_{CC}	$V_{CC}=2.7 \sim 3.6\text{V}, I_{OUT}=0$ One input at $V_{CC}-0.6\text{V}$, Other inputs at V_{CC} or GND		500	μA	
Input Capacitance	C_I	$V_{IN}=V_{CC}$ or GND, $V_{CC}=3.3\text{V}$	5			pF


■ SWITCHING CHARACTERISTICS ($T_A=-40 \sim +125^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay from input (nA) to output(nY)	t_{PLZ} t_{PZL}	$V_{CC}=1.8 \pm 0.15\text{V}, C_L=30\text{pF}, R_L=1\text{K}\Omega$	1		5.6	ns
		$V_{CC}=2.5 \pm 0.2\text{V}, C_L=30\text{pF}, R_L=500\Omega$	1		3.4	ns
		$V_{CC}=2.7\text{V}, C_L=50\text{pF}, R_L=500\Omega$			3.3	ns
		$V_{CC}=3.3 \pm 0.3\text{V}, C_L=50\text{pF}, R_L=500\Omega$	1		3.6	ns
		$V_{CC}=5 \pm 0.5\text{V}, C_L=50\text{pF}, R_L=500\Omega$	1		2.6	ns

■ OPERATING CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance Per Inverter	C_{PD}	$V_{CC}=1.8 \pm 0.15\text{V}, f=10\text{MHz}$		1.8		pF
		$V_{CC}=2.5 \pm 0.2\text{V}, f=10\text{MHz}$		2.0		pF
		$V_{CC}=3.3 \pm 0.3\text{V}, f=10\text{MHz}$		2.5		pF

■ TEST CIRCUIT AND WAVEFORMS



TEST CIRCUIT

V _{CC}	Inputs		V _M	V _{LOAD}	V _Δ	C _L	R _L
	V _{IN}	t _R , t _F					
1.8V±0.15V	V _{CC}	≤2ns	V _{CC} /2	2 x V _{CC}	0.15V	30pF	1KΩ
2.5V±0.2V	V _{CC}	≤2ns	V _{CC} /2	2 x V _{CC}	0.15V	30pF	500Ω
2.7V	2.7V	≤2.5ns	1.5V	2 x V _{CC}	0.3V	50pF	500Ω
3.3V±0.3V	2.7V	≤2.5ns	1.5V	2 x V _{CC}	0.3V	50pF	500Ω
5V±0.5V	V _{CC}	≤2.5ns	V _{CC} /2	2 x V _{CC}	0.3V	50pF	500Ω



ENABLE AND DISABLE TIMES

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Z₀ = 50Ω.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.